搜索资源列表
pipelined_fft_256
- pipelined fft/ifft 256 point ip core
mnl_avalon_spec
- Avalon-ST manual for FFT mega IP-core altera.-Avalon-ST manual for FFT mega IP-core altera.
fft_core_test
- 基于FPGA的FFT的IP核实现,有其详细源码,采用verilog语言编写,内容详细-The FFT based on FPGA IP core implementation, has its source in detail, using verilog language writing, detailed content
fft_analyze
- 利用Altera的IP核,实现FFT算法使用信息流模式读写,使用SignalTap II嵌入式逻辑分析仪观察信号,A/D只要是并行的8位芯片都可以。-Achiving FFT by using Altera IP Core,you can observe the signal by the embedded logic analyzer Signal Tap II,as for A/D device, it s suitable for a parllarel 8 bits A/D device